

## Monolithic Dual SPST CMOS Analog Switch

### Features

- $\pm 15$  V Input Signal Range
- 44-V Maximum Supply Ranges
- On-Resistance:  $45 \Omega$
- TTL and CMOS Compatibility

### Benefits

- Wide Dynamic Range
- Simple Interfacing
- Reduced External Component Count

### Applications

- Servo Control Switching
- Programmable Gain Amplifiers
- Audio Switching
- Programmable Filters

### Description



The DG200A is a dual, single-pole, single-throw analog switch designed to provide general purpose switching of analog signals. This device is ideally suited for designs requiring a wide analog voltage range coupled with low on-resistance.

The DG200A is designed on Siliconix' improved

PLUS-40 CMOS process. An epitaxial layer prevents latchup.

Each switch conducts equally well in both directions when on, and blocks up to 30 V peak-to-peak when off. In the on condition, this bi-directional switch introduces no offset voltage of its own.

### Functional Block Diagram and Pin Configuration



#### Ordering Information

Temp Range	Package	Part Number
0 to 70°C	14-Pin Plastic DIP	DG200ACJ
-25 to 85°C	14-Pin CerDIP	DG200ABK
	10-Pin Metal Can	DG200ABA
-55 to 125°C	14-Pin CerDIP	DG200AAK
		DG200AAK/883, JM38510/12301BCA
	10-Pin Metal Can	DG200AAA
		DG200AAA/883, JM38510/12301BIC
	14-Pin Sidebraze	JM38510/12301BCC

#### Truth Table

Logic	Switch
0	ON
1	OFF

Logic "0"  $\leq 0.8$  V  
Logic "1"  $\geq 2.4$  V

Switches Shown for Logic "0" Input

Updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #70035.

## Absolute Maximum Ratings

V+ to V-	44 V
GND to V-	25 V
Digital Inputs <sup>a</sup> , V <sub>S</sub> , V <sub>D</sub>	(V-) -2 V to (V+) +2 V or 30 mA, whichever occurs first
Current (Any Terminal) Continuous	30 mA
Current S or D (Pulsed at 1 ms, 10% Duty Cycle Max)	100 mA
Storage Temperature (AX, BX Suffix)	-65 to 150°C
	(CJ Suffix)
	-65 to 125°C

Power Dissipation (Package) <sup>b</sup>	
10-Pin Metal Can <sup>c</sup>	450 mW
14-Pin CerDIP <sup>d</sup>	825 mW
14-Pin Plastic DIP <sup>e</sup>	470 mW

## Notes:

- a. Signals on S<sub>X</sub>, D<sub>X</sub>, or IN<sub>X</sub> exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads welded or soldered to PC Board.
- c. Derate 6 mW/°C above 75°C
- d. Derate 11 mW/°C above 75°C
- e. Derate 6.5 mW/°C above 25°C

## Specifications<sup>a</sup>

Parameter	Symbol	Test Conditions Unless Otherwise Specified  V <sub>+</sub> = 15 V, V <sub>-</sub> = -15 V V <sub>IN</sub> = 2.4 V, 0.8 V <sup>f</sup>	Temp <sup>b</sup>	Typ <sup>c</sup>	A Suffix -55 to 125°C		B, C Suffix		Unit
					Min <sup>d</sup>	Max <sup>d</sup>	Min <sup>d</sup>	Max <sup>d</sup>	
<b>Analog Switch</b>									
Analog Signal Range <sup>e</sup>	V <sub>ANALOG</sub>		Full		-15	15	-15	15	V
Drain-Source On-Resistance	r <sub>DS(on)</sub>	V <sub>D</sub> = ± 10 V, I <sub>S</sub> = -1 mA	Room Full	45		70 100		80 100	Ω
Source Off Leakage Current	I <sub>S(off)</sub>	V <sub>S</sub> = ± 14 V, V <sub>D</sub> = ± 14 V	Room Full	± 0.01	-2 -100	2 100	-5 -100	5 100	nA
Drain Off Leakage Current	I <sub>D(off)</sub>	V <sub>D</sub> = ± 14 V, V <sub>S</sub> = ± 14 V	Room Full	± 0.01	-2 -100	2 100	-5 -100	5 100	
Channel On Leakage Current <sup>f</sup>	I <sub>D(on)</sub>	V <sub>S</sub> = V <sub>D</sub> = ± 14 V	Room Full	± 0.1	-2 -200	2 200	-5 -200	5 200	
<b>Digital Control</b>									
Input Current with Input Voltage High	I <sub>INH</sub>	V <sub>IN</sub> = 2.4 V	Room Full	0.0009	-0.5 -1		-1 -10		μA
		V <sub>IN</sub> = 15 V	Room Full	0.005		0.5 1		1 10	
Input Current with Input Voltage Low	I <sub>INL</sub>	V <sub>IN</sub> = 0 V	Room Full	-0.0015	-0.5 -1		-1 -10		
<b>Dynamic Characteristics</b>									
Turn-On Time	t <sub>ON</sub>	See Switching Time Test Circuit	Room	440		1000		1000	ns
Turn-Off Time	t <sub>OFF</sub>		Room	340		425		425	
Charge Injection	Q	C <sub>L</sub> = 1000 pF, V <sub>g</sub> = 0 V R <sub>g</sub> = 0 Ω	Room	-10					pC
Source-Off Capacitance	C <sub>S(off)</sub>	f = 140 kHz V <sub>IN</sub> = 5 V	V <sub>S</sub> = 0 V	9					
Drain-Off Capacitance	C <sub>D(off)</sub>		V <sub>D</sub> = 0 V	9					
Channel-On Capacitance	C <sub>D(on)</sub> + C <sub>S(On)</sub>	V <sub>D</sub> = V <sub>S</sub> = 0 V, V <sub>IN</sub> = 0 V		25					pF
Off Isolation	OIRR	V <sub>IN</sub> = 5 V, R <sub>L</sub> = 75 Ω V <sub>S</sub> = 2 V, f = 1 MHz	Room	75					
Crosstalk (Channel-to-Channel)	X <sub>TALK</sub>		Room	90					dB



## Specifications<sup>a</sup>

Parameter	Symbol	Test Conditions Unless Otherwise Specified $V_+ = 15 \text{ V}$ , $V_- = -15 \text{ V}$ $V_{IN} = 2.4 \text{ V}, 0.8 \text{ V}^f$	Temp <sup>b</sup>	Typ <sup>c</sup>	A Suffix -55 to 125°C		B, C Suffix		Unit
					Min <sup>d</sup>	Max <sup>d</sup>	Min <sup>d</sup>	Max <sup>d</sup>	
<b>Power Supplies</b>									
Positive Supply Current	I <sub>+</sub>	Both Channels On or Off $V_{IN} = 0 \text{ V}$ and 2.4 V	Room	0.8		2		2	mA
Negative Supply Current	I <sub>-</sub>		Room	-0.23	-1		-1		


Notes:

- a. Refer to PROCESS OPTION FLOWCHART (Section 5 of the 1994 Data Book or FaxBack number 7103).
- b. Room = 25°C, Full = as determined by the operating temperature suffix.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- e. Guaranteed by design, not subject to production test.
- f.  $V_{IN}$  = input voltage to perform proper function.


## Typical Characteristics



### Input Switching Threshold vs. V<sub>+</sub> and V<sub>-</sub> Supply Voltages



### Supply Currents vs. Toggle Frequency



## Schematic Diagram (Typical Channel)




Figure 1.

## Test Circuits

$V_O$  is the steady state output with switch on. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform




Figure 2. Switching Time






Figure 3. Charge Injection

## Test Circuits (Cont'd)

$V_O$  is the steady state output with switch on. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.



**Figure 4.** Off Isolation



**Figure 5.** Channel-to-Channel Crosstalk